View VT8371_1077359.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

9,$ 7HFKQRORJLHV
'HOLYHULQJ
9DOXH
97
.;$WKORQ1RUWK%ULGJH
6LQJOH&KLS1RUWK%ULGJH IRU6ORW$%DVHG$WKORQ&38V ZLWK0+])URQW6LGH%XV IRU'HVNWRS3&6\VWHPV ZLWK$*3[DQG3&, SOXV$GYDQFHG(&&0HPRU\&RQWUROOHU VXSSRUWLQJ3&3&6'5$09&0
3UHOLPLQDU\5HYLVLRQ -DQXDU\
9,$7(&+12/2*,(6,1&
&RS\ULJKW1RWLFH
&RS\ULJKW
9,$ 7HFKQRORJLHV ,QFRUSRUDWHG
3ULQWHG LQ WKH 8QLWHG 6WDWHV $// 5,*+76 5(6(59('
1R SDUW RI WKLV GRFXPHQW PD\ EH UHSURGXFHG WUDQVPLWWHG WUDQVFULEHG VWRUHG LQ D UHWULHYDO V\VWHP RU WUDQVODWHG LQWR DQ\ ODQJXDJH LQ DQ\ IRUP RU E\ DQ\ PHDQV HOHFWURQLF PHFKDQLFDO PDJQHWLF RSWLFDO FKHPLFDO PDQXDO RU RWKHUZLVH ZLWKRXW WKH SULRU ZULWWHQ SHUPLVVLRQ RI 9,$ 7HFKQRORJLHV ,QFRUSRUDWHG 97& 97&% 97& 97& 97& 97&$ 97&% 97& 97& 97&093 97 97& 97& 97&$ 97& 97& 97& 97& 97&$ 97& 97&$ 97&; 97 97 0RELOH 6RXWK 6XSHU 6RXWK $SROOR 93 $SROOR 93; $SROOR 93 $SROOR 93 $SROOR 093 $SROOR 093 $SROOR 3 $SROOR 3UR $SROOR 3UR3OXV $SROOR 3UR $SROOR 3UR$ $SROOR 3UR0HGLD DQG .; PD\ RQO\ EH XVHG WR LGHQWLI\ SURGXFWV RI 9,$ 7HFKQRORJLHV &\UL[; LV D UHJLVWHUHG WUDGHPDUN RI 9,$ 7HFKQRORJLHV
&HOHURQ 3HQWLXP 3HQWLXP,, 3HQWLXP,,, 00; DQG ,QWHO DUH UHJLVWHUHG WUDGHPDUNV RI ,QWHO &RUS 36 LV D UHJLVWHUHG WUDGHPDUN RI ,QWHUQDWLRQDO %XVLQHVV 0DFKLQHV &RUS :LQGRZV :LQGRZV DQG 3OXJ DQG 3OD\ DUH UHJLVWHUHG WUDGHPDUNV RI 0LFURVRIW &RUS
$0'. $0'. $0'. DQG $WKORQ 70 DUH UHJLVWHUHG WUDGHPDUNV RI $GYDQFHG 0LFUR 'HYLFHV
9(6$ LV D WUDGHPDUN RI WKH 9LGHR (OHFWURQLFV 6WDQGDUGV $VVRFLDWLRQ $OO WUDGHPDUNV DUH WKH SURSHUWLHV RI WKHLU UHVSHFWLYH RZQHUV
3&, LV D UHJLVWHUHG WUDGHPDUN RI WKH 3&, 6SHFLDO ,QWHUHVW *URXS
'LVFODLPHU1RWLFH
1R OLFHQVH LV JUDQWHG LPSOLHG RU RWKHUZLVH XQGHU DQ\ SDWHQW RU SDWHQW ULJKWV RI 9,$ 7HFKQRORJLHV 9,$ 7HFKQRORJLHV PDNHV QR ZDUUDQWLHV LPSOLHG RU RWKHUZLVH LQ UHJDUG WR WKLV GRFXPHQW DQG WR WKH SURGXFWV GHVFULEHG LQ WKLV GRFXPHQW 7KH LQIRUPDWLRQ SURYLGHG E\ WKLV GRFXPHQW LV EHOLHYHG WR EH DFFXUDWH DQG UHOLDEOH WR WKH SXEOLFDWLRQ GDWH RI WKLV GRFXPHQW +RZHYHU 9,$ 7HFKQRORJLHV DVVXPHV QR UHVSRQVLELOLW\ IRU DQ\ HUURUV LQ WKLV GRFXPHQW )XUWKHUPRUH 9,$ 7HFKQRORJLHV DVVXPHV QR UHVSRQVLELOLW\ IRU WKH XVH RU PLVXVH RI WKH LQIRUPDWLRQ LQ WKLV GRFXPHQW DQG IRU DQ\ SDWHQW LQIULQJHPHQWV WKDW PD\ DULVH IURP WKH XVH RI WKLV GRFXPHQW 7KH LQIRUPDWLRQ DQG SURGXFW VSHFLILFDWLRQV ZLWKLQ WKLV GRFXPHQW DUH VXEMHFW WR FKDQJH DW DQ\ WLPH ZLWKRXW QRWLFH DQG ZLWKRXW REOLJDWLRQ WR QRWLI\ DQ\ SHUVRQ RI VXFK FKDQJH
2IILFHV
86$ 2IILFH 0LVVLRQ &RXUW )UHPRQW &$ 86$ 7HO )D[ 7DLSHL 2IILFH
WK
)ORRU 1R
&KXQJ&KHQJ 5RDG +VLQ7LHQ 7DLSHL 7DLZDQ 52& 7HO )D[
2QOLQH6HUYLFHV
+RPH 3DJH )73 6HUYHU %%6
http://www.via.com.tw 7DLZDQ RU http://www.viatech.com 86$ ftp.via.com.tw 7DLZDQ

7HFKQRORJLHV ,QF
'HOLYHULQJ 9DOXH
VT8371
REVISION HISTORY
Document Release 0.1 0.2 Date 4/12/99 6/14/99 Revision Initial internal release Updated feature bullets, overview and pin descriptions Added ballout per engineering document revision 0.2 Added registers from 694X data sheet rev 0.61 (bank ending addresses fixed) Updated package mechanical to 510 BGA Fixed formatting problems on electrical specs page Updated feature bullets, overview, and block diagram Updated pinouts (changed CPU interface and some DRAM data & AGP pins) Updated package mechanical to BGA512 Updated register specs to reflect K7 register set (rev 0.2 was a copy of 694X) Fixed pinout errors in center VCC/GND and changed AGP & MD areas Fixed strap options Fixed device 0 registers Rx58-59, 61-63, 69, 7B, AC, AE, B4 Updated mechanical specs to 516 BGA Fixed typographical error in feature bullets regarding package pin count Fixed formatting errors in page footer revision numbers and document date Updated pinouts per engineering ballout rev 0.6: swapped PWROK & WSC# Updated pinouts per engineering ballout rev 0.7: swapped D37# and VTT Changed Device 0 and Device 1 Rx2 Device ID values Fixed Device 0 Rx10[27-20] typographical error, Rx88[2] bit function, and RxA0 and RxA4 default values (typographical errors) Fixed Device 0 Rx54[0] bit definition and Device 1 Rx2 Device ID Added Device 0 RxC0-C7 Power Management registers Fixed GCKRUN# pin direction Added strap to register cross references to MAA/MAB pin descriptions Device 0 Fixed Rx3-2 (Device ID), 52[3], 68[0], 76[3-0], 7B[1], F0-F7 Fixed RxB4[3-2] strapping & RxB5[7,3] polarity; added RxB4-5 defaults Device 1 Fixed Rx3-2 (Device ID), 1F-1E, Rx40[3], 42[4, 0], 44[4-1], 82[5], 83[2-1] Changed "K7" to Athlon" and reworded document title Changed feature bullets in DRAM controller section Removed "NDA Required" disclaimer (product announced) Fixed minor typo in pinout table (pin lists and descriptions were correct) Added Device 0 Rx55[1], moved Device 0 registers RxB4-B6 to B3-B5 Removed "Socket-462" from description (chip is optimized for Slot-A) Updated VIA Logo to "Delivering Value" format Fixed typos in DRAM controller feature bullets and Device 0 RxB2[0] Initials DH EC DH
0.21 0.3
6/17/99 7/2/99
DH DH
0.41
7/13/99
DH
0.5
7/20/99
DH
0.51 0.6
7/22/99 8/26/99
DH DH
1.0
11/1/99
DH
1.01 1.02
1/7/00 1/17/00
DH DH
Preliminary Revision 1.02, January 7, 2000
-i-
Revision History
7HFKQRORJLHV ,QF
'HOLYHULQJ 9DOXH
VT8371
TABLE OF CONTENTS
REVISION HISTORY........................................................................................................................................................................I TABLE OF CONTENTS.................................................................................................................................................................. II LIST OF FIGURES..........................................................................................................................................................................III LIST OF TABLES ...........................................................................................................................................................................IV KX133 AMD ATHLONTM NORTH BRIDGE................................................................................................................................. 1 OVERVIEW ....................................................................................................................................................................................... 4 PINOUTS ............................................................................................................................................................................................ 6 PIN DESCRIPTIONS ........................................................................................................................................................................ 9 REGISTERS ..................................................................................................................................................................................... 17 REGISTER OVERVIEW ................................................................................................................................................................. 17 MISCELLANEOUS I/O................................................................................................................................................................... 20 CONFIGURATION SPACE I/O ....................................................................................................................................................... 20 REGISTER DESCRIPTIONS............................................................................................................................................................ 21 Device 0 Header Registers - Host Bridge............................................................................................................................ 21 Device 0 Configuration Registers - Host Bridge ................................................................................................................ 23
Host CPU Control ................................................................................................................................................................................. 23 DRAM Control ..................................................................................................................................................................................... 24 PCI Bus Control.................................................................................................................................................................................... 30 GART / Graphics Aperture Control ...................................................................................................................................................... 34 AGP Control ......................................................................................................................................................................................... 36
Device 1 Header Registers - PCI-to-PCI Bridge ................................................................................................................ 40 Device 1 Configuration Registers - PCI-to-PCI Bridge..................................................................................................... 42
AGP Bus Control .................................................................................................................................................................................. 42
ELECTRICAL SPECIFICATIONS............................................................................................................................................... 45 ABSOLUTE MAXIMUM RATINGS ................................................................................................................................................. 45 DC CHARACTERISTICS................................................................................................................................................................ 45 AC TIMING SPECIFICATIONS ...................................................................................................................................................... 45 MECHANICAL SPECIFICATIONS ............................................................................................................................................. 46
Preliminary Revision 1.02, January 7, 2000
-ii-
Table of Contents
7HFKQRORJLHV ,QF
'HOLYHULQJ 9DOXH
VT8371
LIST OF FIGURES
FIGURE 1. FIGURE 2. FIGURE 3. FIGURE 4. FIGURE 5. FIGURE 6. FIGURE 7. KX133 SYSTEM BLOCK DIAGRAM USING THE VT82C686A SOUTH BRIDGE .......................................... 4 VT8371 BALL DIAGRAM (TOP VIEW) .................................................................................................................. 6 VT8371 PIN LIST (NUMERICAL ORDER) ............................................................................................................. 7 VT8371 PIN LIST (ALPHABETICAL ORDER) ...................................................................................................... 8 CPU / SDRAM / AGP / PCI CLOCK CONNECTIONS ......................................................................................... 15 GRAPHICS APERTURE ADDRESS TRANSLATION ......................................................................................... 34 MECHANICAL SPECIFICATIONS - 516-PIN BALL GRID ARRAY PACKAGE ........................................... 46
Preliminary Revision 1.02, January 7, 2000
-iii-
List of Figures
7HFKQRORJLHV ,QF
'HOLYHULQJ 9DOXH
VT8371
LIST OF TABLES
TABLE 1. TABLE 2. TABLE 3. TABLE 4. TABLE 5. TABLE 6. VT8371 PIN DESCRIPTIONS ...................................................................................................................................... 9 VT8371 REGISTERS ................................................................................................................................................... 17 SYSTEM MEMORY MAP.......................................................................................................................................... 24 MEMORY ADDRESS MAPPING TABLE ............................................................................................................... 24 VGA/MDA MEMORY/IO REDIRECTION.............................................................................................................. 42 AC TIMING MIN / MAX CONDITIONS.................................................................................................................. 45
Preliminary Revision 1.02, January 7, 2000
-iv-
List of Tables
7HFKQRORJLHV ,QF
'HOLYHULQJ 9DOXH
VT8371
VIA VT8371 KX133 AMD ATHLONTM NORTH BRIDGE
Single-Chip North Bridge for Slot-A Based Athlon CPUs with 200 MHz Front Side Bus for Desktop PC Systems with AGP 4x and PCI plus Advanced ECC Memory Controller supporting PC133 / PC100 SDRAM and VCM
* High Performance and High Integration Athlon AGP 4x / PC133 Chipset with Advanced System Power Management - KX133 Chipset: VT8371 system controller and VT82C686A PCI to ISA bridge - Single chip Athlon system controller with 64-bit Slot-A / Athlon CPU, 64-bit system memory, 32-bit PCI and 32-bit - PCI-to-ISA bridge chip includes UltraDMA-33/66 EIDE, 4 USB Ports, Integrated Super-I/O, AC97 / MC97 link (for - -
Audio and Modem support), Hardware Monitoring, Power Management, and Keyboard / PS2-Mouse Interfaces plus RTC / CMOS on chip Supports separately powered 3.3V (5V tolerant) interface to system memory, AGP, and PCI bus Modular power management and clock control for advanced system power management AGP interfaces
* High Performance Athlon CPU Interface - Supports Slot-A (AMD Athlon) processors - HSTL-like 1.5V high-speed transceiver logic signal levels - Support independent address, data, and snoop interfaces - 100 MHz DDR (Double Data Rate) transfer on Athlon CPU address and data buses - Built-in PLL (Phase Lock Loop) circuitry for optimal skew control within and between clocking regions - Four-entry command queue to accommodate maximum CPU throughput - Four-entry probe queue to stores probes from the system to the processor - Twenty four-entry processor system data and control queue to store system data control commands in two separate - Supports WC (Write Combining) cycles - Sleep mode support - System management interrupt, memory remap and STPCLK mechanism
read and write buffers for data movement in and out of processor interface
Preliminary Revision 1.02, January 7, 2000
-1-
Features
7HFKQRORJLHV ,QF
'HOLYHULQJ 9DOXH
VT8371
* Full Featured Accelerated Graphics Port (AGP) Controller - Synchronous and pseudo-synchronous with the host CPU bus with optimal skew control - - - - - - - - - - -
PCI AGP CPU Mode 33 MHz 66 MHz 100 MHz DDR 3x synchronous AGP v2.0 compliant Supports SideBand Addressing (SBA) mode (non-multiplexed address / data) Supports 66 MHz 1x, 2x and 4x modes for AD and SBA signaling Pipelined split-transaction long-burst transfers up to 1GB/sec Thirty-two level read request queue Four level posted-write request queue Thirty-two level (quadwords) read data FIFO (256 bytes) Sixteen level (quadwords) write data FIFO (128 bytes) Intelligent request reordering for maximum AGP bus utilization Supports Flush/Fence commands Graphics Address Relocation Table (GART)
- Windows 95 OSR-2 VXD and integrated Windows 98 / Windows 2000 miniport driver support * Concurrent PCI Bus Controller - PCI buses are synchronous / pseudo-synchronous to host CPU bus - 33 MHz operation on the primary PCI bus - 66 MHz PCI operation on the AGP bus - PCI-to-PCI bridge configuration on the 66MHz PCI bus - Supports up to five PCI masters - Peer concurrency - Concurrent multiple PCI master transactions; i.e., allow PCI masters from both PCI buses active at the same time - Zero wait state PCI master and slave burst transfer rate - PCI to system memory data streaming up to 132Mbyte/sec - Two lines (32 double-words) of CPU to PCI posted write buffers - Byte merging in the write buffers to reduce the number of PCI cycles and to create further PCI bursting possibilities - Enhanced PCI command optimization (MRL, MRM, MWI, etc.) - Thirty-two levels (double-words) of post write buffers from PCI masters to DRAM - - - - - - -
(two cache lines / 16 double-words for PCI bus, two cache lines / 16 double-words for Athlon processor interface) Sixteen levels (double-words) of prefetch buffers from DRAM for access by PCI masters Delay transaction from PCI master accessing DRAM Read caching for PCI master reading DRAM Transaction timer for fair arbitration between PCI masters (granularity of two PCI clocks) Symmetric arbitration between Host/PCI bus for optimized system performance Complete steerable PCI interrupts PCI-2.2 compliant, 32 bit 3.3V PCI interface with 5V tolerant inputs
- One level TLB structure - Sixteen entry fully associative page table - LRU replacement scheme
Preliminary Revision 1.02, January 7, 2000
-2-
Features
7HFKQRORJLHV ,QF
'HOLYHULQJ 9DOXH
VT8371
* Advanced High-Performance DRAM Controller - Supports PC133 and PC100 SDRAM and Virtual Channel Memory (VCM) SDRAM up to 4 DIMMs - Concurrent CPU, AGP, and PCI access - Different DRAM types may be used in mixed combinations - Different DRAM timing for each bank - Dynamic Clock Enable (CKE) control for SDRAM power reduction in high speed systems - Mixed 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs - Support up to 2.0 GB memory space (256Mb DRAM technology) - Flexible row and column addresses - 64-bit data width and 3.3V DRAM interface - Programmable I/O drive capability for MA, command, and MD signals - Dual copies of MA signals for improved drive - Optional bank-by-bank ECC (single-bit error correction and multi-bit error detection) - - - - - - - - - - - -
or EC (error checking only) for DRAM integrity Two-bank interleaving for 16Mbit SDRAM support Two-bank and four bank interleaving for 64Mbit SDRAM support Supports maximum 16-bank interleave (i.e., 16 pages open simultaneously); banks are allocated based on LRU Independent SDRAM control for each bank Seamless DRAM command scheduling for maximum DRAM bus utilization (e.g., precharge other banks while accessing the current bank) Four cache lines (32 quadwords) of CPU to DRAM write buffers Four cache lines (32 quadwords) of CPU to DRAM read prefetch buffers Read around write capability for non-stalled CPU read Burst read and write operation BIOS shadow at 16KB increment Decoupled and burst DRAM refresh CAS before RAS or self refresh
* Advanced System Power Management Support - Dynamic power down of SDRAM (CKE) - PCI and AGP bus clock run and clock generator control - VTT suspend power plane preserves memory data - Suspend-to-DRAM and Self-Refresh operation - SDRAM self-refresh power down - 8 bytes of BIOS scratch registers - Low-leakage I/O pads * Built-in NAND-tree pin scan test capability * 3.3V, 0.35um, high speed / low power CMOS process * 35 x 35 mm, 516 pin BGA Package
Preliminary Revision 1.02, January 7, 2000
-3-
Features
7HFKQRORJLHV ,QF
'HOLYHULQJ 9DOXH
VT8371
OVERVIEW
The KX133 / VT8371 and VT82C686A chipset is a high performance, cost-effective and energy efficient system controller for the implementation of AGP / PCI / ISA desktop personal computer systems based on 64-bit Slot-A (AMD Athlon) processors. Athlon Host CPU
Address Out Data In CKE SYSCLK, SYSCLK# INTR, NMI, SMI#, STPCLK#, IGNNE#, FERR#, A20M#, PWROK, INIT#, RESET#
PROCRDY CONNECT CFWDRST
3D Graphics Controller
GCLK
KX133 VT8371
North Bridge 516 BGA
SUSCLK, SUSST1#
Memory Bus
MCLK HCLK PCLK
SDRAM Clock Buffer
AGP Bus
GCKRUN# PCKRUN#
PCLK
PCI Bus
BIOS ROM ATA 33 / 66 USB Ports 0-3 AC97 Audio Codec AC97 Link MC97 Modem Codec ISA Bus RTC Crystal
Super South
CPUSTP# PCISTP#
VT82C686A
South Bridge 352 BGA
SMBus Power Plane & Peripheral Control GPIO and ACPI Events Hardware Monitoring Inputs Keyboard / PS2 Mouse Serial Ports 1 and 2 Parallel Port Floppy Drive Interface MIDI / Game Ports
Clock Generator
Figure 1. KX133 System Block Diagram Using the VT82C686A South Bridge
The KX133 chip set consists of the VT8371 system controller (516 pin BGA) and the VT82C686A PCI to ISA bridge (352 pin BGA). The system controller provides superior performance between the CPU, DRAM, AGP bus, and PCI bus with pipelined, burst, and concurrent operation. The VT8371 supports eight banks of DRAMs up to 2.0 GB. The DRAM controller supports standard Synchronous DRAM (SDRAM) and Virtual Channel SDRAM (VC SDRAM), in a flexible mix / match manner. The Synchronous DRAM interface allows zero wait state bursting between the DRAM and the data buffers at 66/100/133 MHz. The eight banks of DRAM can be composed of an arbitrary mixture of 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs. The DRAM controller also supports optional ECC (single-bit error correction and multi-bit detection) or EC (error checking) capability separately selectable on a bank-by-bank basis. The VT8371 system controller also supports full AGP v2.0 capability for maximum bus utilization including 1x, 2x and 4x mode transfers, SBA (SideBand Addressing), Flush/Fence commands, and pipelined grants. An eight level request queue plus a four level post-write request queue with thirty-two and sixteen quadwords of read and write data FIFO's respectively are included for deep pipelined and split AGP transactions. A single-level GART TLB with 16 full associative entries and flexible CPU / AGP / PCI remapping control is also provided for operation under protected mode operating environments. Both Windows-95 VXD and Windows-98 / Windows 2000 miniport drivers are supported for interoperability with major AGP-based 3D and DVD-capable multimedia accelerators. The VT8371 supports two 32-bit 3.3 / 5V system buses (one AGP and one PCI) that are synchronous / pseudo-synchronous to the CPU bus. The chip also contains a built-in bus-to-bus bridge to allow simultaneous concurrent operations on each bus. Five levels (doublewords) of post write buffers are included to allow for concurrent CPU and PCI operation. For PCI master operation, fortyeight levels (doublewords) of post write buffers and sixteen levels (doublewords) of prefetch buffers are included for concurrent Preliminary Revision 1.02, January 7, 2000 -4Overview
7HFKQRORJLHV ,QF
'HOLYHULQJ 9DOXH
VT8371
PCI bus and DRAM/cache accesses. The chip also supports enhanced PCI bus commands such as Memory-Read-Line, MemoryRead-Multiple and Memory-Write-Invalid commands to minimize snoop overhead. In addition, advanced features are supported such as snoop ahead, snoop filtering, L1/L2 write-back forward to PCI master, and L1/L2 write-back merged with PCI post write buffers to minimize PCI master read latency and DRAM utilization. Delay transaction and read caching mechanisms are also implemented for further improvement of overall system performance. The 352-pin Ball Grid Array VT82C686A PCI to ISA bridge supports four levels (doublewords) of line buffers, type F DMA transfers and delay transaction to allow efficient PCI bus utilization and (PCI-2.1 compliant). The VT82C686A also includes an integrated keyboard controller with PS2 mouse support, integrated DS12885 style real time clock with extended 256 byte CMOS RAM, integrated master mode enhanced IDE controller with full scatter / gather capability and extension to UltraDMA-33/66 for 33/66 MB/sec transfer rate, integrated USB interface with root hub and four function ports with built-in physical layer transceivers, Distributed DMA support, and OnNow / ACPI compliant advanced configuration and power management interface. The VT82C686A also includes an AC97 / MC97 link for interface to external audio and modem codecs, and all "Super-I/O" functions (serial ports, parallel port, and floppy drive interface and game port). For sophisticated power management, KX133 provides independent clock stop control for the CPU / SDRAM, PCI, and AGP buses and Dynamic CKE control for powering down of the SDRAM. A separate suspend-well plane is implemented for the SDRAM control signals for Suspend-to-DRAM operation. The VT82C686A also includes a complete hardware monitoring subsystem for monitoring and control of internal and external (motherboard and system) conditions including voltages, temperatures, fan speeds, switch open/close states, etc. Coupled with the VT82C686A south bridge chip, a complete power conscious PC main board can be implemented with no external TTLs. The KX133 chipset is ideal for high performance, high quality, high energy efficient and high integration desktop AGP / PCI / ISA computer systems.
Preliminary Revision 1.02, January 7, 2000
-5-
Overview

▲Up To Search▲

Price & Availability of VT8371

	To Download VT8371 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .